# 5-CHANNEL OPERATIONAL AMPLIFIER, IRIS DRIVER, AND 4-CHANNEL H-BRIDGE DRIVER 

## DESCRIPTION

The $\mu$ PD168103 is the motor driver IC with IRIS control circuit, operational amplifier and 4-ch H-bridge output. Smooth operation is possible for IRIS control with linear method.
The package is 48 -pin thin type QFN and then it helps reduce the mounting area and height.
The $\mu$ PD168103 is suitable for the lens drive of a camcorder, DSC, etc.

## FEATURES

- 5-ch H-bridge circuits employing power MOS FET
- Low-voltage driving LV DD $=2.7$ to $3.6 \mathrm{~V}, \mathrm{AV}$ DD $=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{M} 12}=\mathrm{V}_{\mathrm{M} 34}=\mathrm{V}_{\text {SHUTTER }}=\mathrm{V}_{\text {IRIS }}=2.7$ to 5.5 V
- Output on-state resistance: $2.0 \Omega$ TYP., $3.0 \Omega$ MAX. (4-ch H-bridge block, sum of top and bottom stage, $\mathrm{Vm}=5 \mathrm{~V}$ )
- PWM output (ch1 to ch4)
- Output current

DC current: $\pm 0.3 \mathrm{~A} / \mathrm{ch}$ (when each channel is used independently)
Peak current: $\pm 0.7 \mathrm{~A} /$ ch (when each channel is used independently)

- 3-ch general-purpose operational amplifier Input offset voltage: $\pm 5 \mathrm{mV}$ Input voltage range: 0 to $\mathrm{AVDD}-1.5 \mathrm{~V}$
Output voltage range: 0.2 to $A V_{D D}-0.2 \mathrm{~V}$
- 1-ch current sink amplifier Output current: 5 mA
- 1-ch 1/2VDD output amplifier
- IRIS driver block supporting linear driving
- Pre-driver amplifier of the IRIS driver block
- Undervoltage lockout circuit

Output circuit and amplifier stop at LVdd = 1.7 V TYP. or less.

- Overheat protection circuit

Operates at $150^{\circ} \mathrm{C}$ or more and shuts down the output circuit.

- Mounted on 48-pin plastic WQFN ( $7 \times 7$ )


## APPLICATIONS

Lens motor driving for DVC and DSC, etc.
ORDERING INFORMATION

| Part Number | Package | Marking | Packing Type |
| :---: | :---: | :---: | :---: |
| $\mu$ PD168103K9-5B4-A ${ }^{\text {Note }}$ | 48-pin plastic WQFN $(7 \times 7)$ | D168103 | • Tray stuffing |

Note Pb -free (This product does not contain Pb in external electrode and other parts.)

[^0]
## 1. BLOCK DIAGRAM



Cautions 1. $P$ in pin name means plus, and $M$ in pin name means minus.
2. A pull-down resistor ( $\mathbf{5 0}$ to $\mathbf{2 0 0} \mathbf{k} \Omega$ ) is connected to the logic input pins ( $E N_{12}, E N_{34}, I N_{1}, I N_{2}, I N_{3}$, and $\mathrm{IN}_{4}$ ). A pull-up resistor ( $\mathbf{5 0}$ to $\mathbf{2 0 0} \mathbf{k} \Omega$ ) is connected to the $\operatorname{IRiN1}$ and IRin2 pins.

## 2. PIN FUNCTIONS

(1/2)

| Pin No. | Pin Name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | LVDD | - | Logic power supply voltage pin |
| 2 | GND | - | Logic and analog GND pin |
| 3 | RESETB | Input | Reset input pin |
| 4 | EN12 | Input | ch1 and ch2 output control input pin |
| 5 | $\mathrm{IN}_{1}$ | Input | ch1 input pin |
| 6 | $\mathrm{IN}_{2}$ | Input | ch2 input pin |
| 7 | EN34 | Input | ch3 and ch4 output control input pin |
| 8 | $\mathrm{IN}_{3}$ | Input | ch3 input pin |
| 9 | $\mathrm{IN}_{4}$ | Input | ch4 input pin |
| 10 | IRIN1 | Input | IRIS control logic input pin 1 |
| 11 | IRIN2 | Input | IRIS control logic input pin 2 |
| 12 | AV ${ }_{\text {do }}$ | - | Analog power supply voltage pin |
| 13 | $\mathrm{OUT}_{4 \mathrm{~B}}$ | Output | ch4 output pin B |
| 14 | PGND34 | - | ch3 and ch4 GND pin |
| 15 | $\mathrm{OUT}_{4 \mathrm{~A}}$ | Output | ch4 output pin A |
| 16 | VM34 | - | ch3 and ch4 power supply voltage pin |
| 17 | OUT ${ }_{\text {3 }}$ | Output | ch3 output pin B |
| 18 | PGND34 | - | ch3 and ch4 GND pin |
| 19 | OUT $_{3 A}$ | Output | ch3 output pin A |
| 20 | $\mathrm{OUT}_{4}$ | Output | Amplifier 4 (AMP4) source output pin (source) |
| 21 | $\mathrm{OUT}_{4 \mathrm{D}}$ | Output | Amplifier 4 (AMP4) drain output pin (sink) |
| 22 | IN4M | Input | Amplifier 4 (AMP4) minus input pin |
| 23 | $\mathrm{IN}_{4 \mathrm{P}}$ | Input | Amplifier 4 (AMP4) plus input pin |
| 24 | $1 \mathrm{~N}_{3 P}$ | Input | Amplifier 3 (AMP3) plus input pin |
| 25 | $\mathrm{IN}_{3 \mathrm{M}}$ | Input | Amplifier 3 (AMP3) minus input pin |
| 26 | $\mathrm{OUT}_{3}$ | Output | Amplifier 3 (AMP3) output pin |
| 27 | Vshutter | - | Shutter (ON/OFF) power supply voltage pin |
| 28 | OUTIRM | Output | IRIS minus output pin |
| 29 | PGND5 | - | IRIS and shutter GND pin |
| 30 | OUTIRP | Output | IRIS plus output pin |
| 31 | VIRIS | - | IRIS (linear) power supply voltage pin |
| 32 | INIRM | Input | IRIS linear control (AMP5) minus input pin |
| 33 | INIRP | Input | IRIS linear control (AMP5) plus input pin |
| 34 | INREF | Input | $1 / 2 \mathrm{AV}$ Do amplifier (AMP0) input pin (for capacitor connection) |


| Pin No. | Pin Name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 35 | OUTREF | Output | 1/2AVDD amplifier (AMPO) output pin |
| 36 | $1 \mathrm{~N}_{2 \mathrm{P}}$ | Input | Amplifier 2 (AMP2) plus input pin |
| 37 | IN2M | Input | Amplifier 2 (AMP2) minus input pin |
| 38 | $\mathrm{OUT}_{2}$ | Output | Amplifier 2 (AMP2) output pin |
| 39 | IN ${ }_{18}$ | Input | Amplifier 1 (AMP1) plus input pin |
| 40 | IN1M | Input | Amplifier 1 (AMP1) minus input pin |
| 41 | OUT ${ }_{1}$ | Output | Amplifier 1 (AMP1) output pin |
| 42 | OUT ${ }_{14}$ | Output | ch1 output pin A |
| 43 | PGND12 | - | ch1 and ch2 GND pin |
| 44 | OUT ${ }_{18}$ | Output | ch1 output pin B |
| 45 | $\mathrm{V}_{\mathrm{M} 12}$ | - | ch1 and ch2 power supply voltage pin |
| 46 | OUT ${ }_{2 A}$ | Output | ch2 output pin A |
| 47 | PGND12 | - | ch1 and ch2 GND pin |
| 48 | OUT ${ }_{2 B}$ | Output | ch2 output pin B |

## 3. FUNCTION OPERATION TABLE

### 3.1 Reset Function

The internal circuit is shut off and the circuit current is kept to $1 \mu \mathrm{~A} M A X$. when the RESETB pin is made L (reset status). In this status, the output pin goes into a Hi-Z (High impedance) state. Set the RESETB pin H for normal usage.

Remark H: High level, L: Low level
3.2 Stepping Motor Driving Block

Table 3-1. I/O Truth Table of the Stepping Motor Driving Block

| $\mathrm{EN}_{12}, \mathrm{EN}_{34}$ | $\underline{\mathrm{IN}} \mathrm{N}_{1}, \mathrm{IN}_{2}, \mathrm{IN}_{3}, \mathrm{IN}_{4}$ | $\mathrm{OUT}_{14}, \mathrm{OUT}_{2 \mathrm{~A}}, \mathrm{OUT}_{3 \text { A }}, \mathrm{OUT}_{44}$ | OUT $_{18}$, OUT $_{28}$, OUT $_{38}$, OUT $_{48}$ |
| :---: | :---: | :---: | :---: |
| H | L | H | L |
|  | H | L | H |
| L | L | Hi-Z | Hi-Z |
|  | H | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z |

### 3.3 IRIS Motor Driving Block

Table 3-2. I/O Truth Table of the IRIS Driving Block

| IRIN1 | IRIN2 | Operation Mode | Output State of H -bridge |  |  |  | OUTIIPP | OUTİM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q1 | Q2 | Q3 | Q4 |  |  |
| L | L | Normal operation <br> (Amp. control) | ON | OFF | OFF | $\begin{gathered} \mathrm{ON} \\ (\text { Linear }) \end{gathered}$ | Linear | Linear |
| L | H | Shutter | OFF | ON | ON | OFF | L | H |
| H | L | IRIS open | ON | OFF | OFF | ON | H | L |
| H | H | Output all OFF | OFF | OFF | OFF | OFF | Hi-Z | Hi-Z |

Figure 3-1. Description of the Operation Figure of the IRIS Motor Driving Block


## 4. FUNCTIONAL DEPLOYMENT

### 4.1 Undervoltage Lockout (UVLO) Circuit

This function is to forcibly stop the operation of the $\mu$ PD168103 to prevent malfunctioning if LVDD drops.
When UVLO operates, the driver output and amplifier circuit are the OFF status.
The UVLO circuit detects a voltage drop if LVdD drops to 1.7 V TYP. in the non-reset status (RESETB $=\mathrm{H}$ ). In the reset status ( $R E S E T B=L$ ), it detects a voltage drop if $L V D D$ drops to 0.6 V TYP. This circuit may not operate if the LVDD voltage abruptly drops for just a few $\mu \mathrm{s}$.

### 4.2 Overheat Protection (TSD) Circuit

This function is to forcibly stop the operation of the driver output to protect it from destruction due to overheating if the chip temperature of the $\mu$ PD168103 rises.
The overheat protection circuit operates when the chip temperature rises to $150^{\circ} \mathrm{C}$ or more. When overheat is detected, the driver output is stopped.
When RESETB $=L$ (the reset status) or when UVLO is detected, the overheat protection circuit does not operate.

### 4.3 Power Up Sequence

The $\mu$ PD168103 has a circuit that prevents current from flowing into the $\mathrm{V}_{\mathrm{m}}, \mathrm{V}_{\text {shutter }}$ and $\mathrm{V}_{\text {iris pins }}$ (from the next, these are written as the motor power supply pins) when $\mathrm{LV} \mathrm{DD}=0 \mathrm{~V}$ or $\mathrm{AV} \mathrm{DD}=0 \mathrm{~V}$. Therefore, the current that flows into the motor power supply pins are cut off when LVDD $=0 \mathrm{~V}$.

Because the LVdd pin voltage, the AVdd pin voltage and the motor power supply pins voltage are monitored, a current of $1 \mu \mathrm{~A}$ TYP. flows into each one of the motor power supply pins when LVDD is applied.

## 5. NOTE ON CORRECT USE

### 5.1 Pin Processing of Unused Circuit

The input/output pins of an unused circuit must be processed as specified below.
A pull-down or pull-up resistor is connected inside to the logic input pins. Connect the input pins to the GND or LVdD (INIR1 and INIR2) potential when they are not used.

A pull-down resistor is not connected to the RESETB pin. Be sure to fix the RESETB pin to the LVdD or GND potential when it is used.

### 5.2 OUT $_{4 s}$ pin

Keep the voltage in the OUT4s pin to 2 V or less.
If an application circuit like the one shown below is used, the input voltage range of the amplifier is also 2 V or less.


## 6. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}\right.$, glass epoxy board of $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1 \mathrm{~mm}$ with copper foil area of $15 \%$ )

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | LV ${ }_{\text {dD }}$ | Control block | -0.5 to +6.0 | V |
|  | AV ${ }_{\text {dD }}$ | Analog block | -0.5 to +6.0 | V |
|  | $\mathrm{V}_{\text {M12 }}$, $\mathrm{V}_{\text {M }}{ }^{4}$ | Stepping motor block | -0.5 to +6.0 | V |
|  | $V_{\text {shutter, }}$ Viris | IRIS block | -0.5 to +6.0 | V |
| Input voltage ${ }^{\text {Note1 }}$ | V IN |  | -0.5 to LVDD +0.5 | V |
| Output pin voltage 1 | Vout1 | Motor block | 6.2 | V |
| Output pin voltage 2 | Vout2 | Amplifier block | -0.5 to AV DD +0.5 | V |
| DC output current | $\underline{\mathrm{ld} 1(\mathrm{DC})}$ | DC (stepping motor) | $\pm 0.3$ | A/ch |
|  | loz(DC) | DC (IRIS) | $\pm 0.2$ | A/ch |
| Instantaneous output current | ID(pulse) | PW < 10 ms, Duty Cycle $\leq 20 \%$ | $\pm 0.7$ | A/ch |
| Power consumption | $\mathrm{P}_{\text {T }}$ |  | 1.0 | W |
| Peak junction temperature ${ }^{\text {Note2 }}$ | Tch(MAX) |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes 1. Keep Vin to less than 6 V.
2. The overheat protection circuit operates at $\mathrm{T}_{\mathrm{ch}}>150^{\circ} \mathrm{C}$. When overheat is detected, all the circuits are stopped. The overheat protection circuit does not operate at reset or on detection of ULVO.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, glass epoxy board of $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1 \mathrm{~mm}$ with copper foil area of 15\%)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | LVDD | Control block | 2.7 |  | 3.6 | V |
|  | AV ${ }_{\text {dD }}$ | Analog block | 4.5 |  | 5.5 | V |
|  | $\mathrm{V}_{\text {M12, }} \mathrm{V}_{\text {M }}{ }^{4}$ | Stepping motor block | 2.7 |  | 5.5 | V |
|  | Vshutter, Viris | IRIS block | 2.7 |  | 5.5 | V |
| Input voltage | Vin |  | 0 |  | VDD | V |
| DC output current | $\mathrm{ID}_{1}(\mathrm{DC})$ | DC (stepping motor, when 2 chs are driven at same time) | -0.2 |  | +0.2 | A/ch |
|  | ID2(DC) | DC (IRIS), maximum current when the shutter operates | -0.1 |  | +0.1 | A/ch |
| Amplifier output current | Iout_AMP1 | AMP1 to AMP3 | -5 |  | +5 | $\mathrm{mA} / \mathrm{ch}$ |
| Amplifier output sink current | Iout_AMP2 | AMP4 | 0 |  | +5 | mA |
| Logic input frequency | fin |  |  |  | 100 | kHz |
| Operating temperature range | $\mathrm{T}_{\text {A }}$ |  | -10 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

Caution Design each output current so that the junction temperature does not exceed $150^{\circ} \mathrm{C}$.

Electrical Characteristics (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, LV DD $=3.0 \mathrm{~V}$, AV DD $=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=\mathrm{V}_{\text {shutter }}=$ Viris $=5.0 \mathrm{~V}$ )
Overall and H-bridge block (stepping motor)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LV ${ }_{\text {DD }}$ pin current in standby mode | ILV的(STB) | RESETB $=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| AV ${ }_{\text {do }}$ pin current in standby mode | $1 \mathrm{AV} \mathrm{Vd}_{\text {(STB) }}$ | RESETB $=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| Vm pin current in standby mode | IV $\mathrm{M}_{\text {(STB }}$ | RESETB $=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| LVDD pin current in during operation | $\operatorname{IdD}($ ACT) | RESETB $=$ LV ${ }_{\text {dD }}$ |  |  | 2.0 | mA |
| High-level input current | ІІн | $\mathrm{V}_{\mathrm{IN}}=\mathrm{LV}$ DD |  |  | 60 | $\mu \mathrm{A}$ |
| Low-level input current | ILL | V IN $=0 \mathrm{~V}$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| Input pull-down resistance | Rind |  | 50 |  | 200 | $\mathrm{k} \Omega$ |
| High-level input voltage | $\mathrm{V}_{1}$ |  | $0.7 \times \mathrm{VDD}^{\text {d }}$ |  |  | V |
| Low-level input voltage | VIL |  |  |  | $0.3 \times \mathrm{VDD}$ | V |
| H-bridge on-state resistance | Ron | Im $=0.2 \mathrm{~A}$, sum of upper and lower stages |  | 2.0 | 3.0 | $\Omega$ |
| Output leakage current ${ }^{\text {Note } 1}$ | IM(oft) | Per Vm pin, All control pins: low level |  |  | 1.0 | $\mu \mathrm{A}$ |
| Low-voltage detection voltage ${ }^{\text {Note } 2}$ | Vods1 | RESETB $=\mathrm{H}$ |  | 1.7 | 2.5 | V |
| Output turn-on time | ton | $\mathrm{RL}=20 \Omega$ |  | 0.5 | 1.0 | $\mu \mathrm{s}$ |
| Output turn-off time | toft |  |  | 0.1 | 0.4 | $\mu \mathrm{s}$ |
| Output rise time | tr |  | 0.05 | 0.2 | 0.4 | $\mu \mathrm{s}$ |
| Output fall time | $t_{f}$ |  |  | 50 | 100 | ns |

Notes 1. $\mu$ PD168103 has a circuit that prevents current from flowing into the $\mathrm{V}_{\mathrm{m}}$ pin when LVDD $=0 \mathrm{~V}$.
2. Unlike normal operations, after a reset the detection voltage becomes 0.6 V TYP.

Figure 6-1. Switching Characteristic Waveform of the Stepping Motor Driving Block


H-bridge block (IRIS motor)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIRIS pin current in standby mode | IVIRIS(STB) | RESETB $=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| Vshutter pin current in standby mode | IV Shutter(Stb) $^{\text {a }}$ | RESETB $=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| High-level input current | $1{ }_{1+}$ |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Low-level input current | ILL | $\mathrm{VIN}=0 \mathrm{~V}$ | -60 |  |  | $\mu \mathrm{A}$ |
| Input pull-up resistance | Rind |  | 50 |  | 200 | $\mathrm{k} \Omega$ |
| High-level input voltage | $\mathrm{V}_{1}$ |  | $0.7 \times \mathrm{V}_{\text {D }}$ |  |  | V |
| Low-level input voltage | VIL |  |  |  | $0.3 \times \mathrm{VDD}$ | V |
| H-bridge on-state resistance | Ron1 | $R \mathrm{~L}=50 \Omega$, sum of upper and lower stages |  | 2.5 | 3.5 | $\Omega$ |
| Output turn-on time | ton+1 | When linear driving, $\mathrm{RL} \mathrm{L}=50 \Omega$ | 0.01 | 25 | 35 | $\mu \mathrm{s}$ |
|  | tonH2 | When full ON, RL $=50 \Omega$ | 0.01 | 1.0 | 2.0 | $\mu \mathrm{s}$ |
| Output turn-off time | toft |  | 0.01 | 1.0 | 2.0 | $\mu \mathrm{s}$ |
| Output rise time | $\mathrm{tr}_{\mathrm{H}}$ |  |  | 60 |  | ns |
| Output fall time | tir |  |  | 80 |  | ns |
| Control amplifier offset voltage | V10 | AMP5 |  | $\pm 5$ | $\pm 7.5$ | mV |

Figure 6-2. Switching Characteristic Waveform of the IRIS Motor Driving Block
at $\operatorname{IR} \mathbb{N N}_{1}=L$


Operational amplifier block

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV} \mathrm{VD}_{\text {pin }}$ current in during operation | IAdd | Output open |  |  | 3.0 | mA |
| Input offset voltage 1 | V101 | AMP1 to AMP3, AMP5 |  | $\pm 3$ | $\pm 5$ | mV |
| Input offset voltage 2 | V102 | AMP4 |  | $\pm 5$ | $\pm 7$ | mV |
| Common mode input voltage range 1 | VICM1 | AMP1 to AMP3, AMP5 | 0 |  | $\mathrm{AV} \mathrm{DD}^{-1.5}$ | V |
| Common mode input voltage range 2 | VICM2 | AMP4 | 0 |  | $A V_{D D}-2.0$ | V |
| High-level output voltage | Vor | AMP1 to AMP3, when lout $=+2 \mathrm{~mA}$ | $\mathrm{AV} \mathrm{DD}^{-0.2}$ |  |  | V |
| Low-level output voltage | VoL | AMP1 to AMP3, when lout $=-2 \mathrm{~mA}$ |  |  | 0.2 | V |
| Large amplitude voltage gain | Av | AMP1 to AMP3, DC | 80 |  |  | dB |
| Slew-rate | SR | AMP1 to AMP3, $\mathrm{Av}=1 \mathrm{~dB}, \mathrm{RL} \geq 10 \mathrm{k} \Omega$ |  | 0.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| $1 / 2 \mathrm{AV} \mathrm{VD}^{\text {output voltage accuracy }}$ | Vo | AMP0, lout $= \pm 100 \mu \mathrm{~A}$ | 2.4 | 2.5 | 2.6 | V |

7. TYPICAL CHARACTERISTICS (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{LV} \mathrm{DD}=3.0 \mathrm{~V}, \mathrm{AVDD}=\mathrm{V}_{\mathrm{M}}=$ Vshutter $=$ Viris $=5.0 \mathrm{~V}$ )

Pt vs. TA CHARACTERISTIC


Ron vs. TA $_{A}$ CHARACTERISTIC (H-bridge IRIS)


TA - Ambient Temperature - ${ }^{\circ} \mathrm{C}$

Vih, $^{\text {Vil vs. LVdd }}$ CHARACTERISTIC


Ron vs. TA CHARACTERISTIC (H-bridge 1 to 4)


TA Ambient Temperature - ${ }^{\circ} \mathrm{C}$
$\mathrm{II}_{\mathrm{I}}$, Ilı vs. LVDd CHARACTERISTIC


LVDD - Power Supply Voltage of Control Block - V

UNDERVOLTAGE LOCKOUT CIRCUIT CHARACTERISTIC


Ron vs. Vм CHARACTERISTIC

$\mathrm{V}_{\mathrm{M}}$ - Power Supply Voltage of Motor Block - V

Tonh, Toffy vs. Vm CHARACTERISTIC


Tr, Tf vs. Vm CHARACTERISTIC


Ron vs. Viris, Vshutter CHARACTERISTIC


Viris, Vshutter - Power Supply Voltage of IRIS Block - V
$\mathrm{T}_{\mathrm{r}}, \mathrm{T}_{\mathrm{f}}$ vs. Viris, Vshutter CHARACTERISTIC (when full ON)


Tonh1, Toffh vs. Viris, Vshutter CHARACTERISTIC (when Linear)

Tonh1 - IRIS H-bridge Output Circuit Turn-on Time - $\mu \mathrm{s}$
Toffn - IRIS H-bridge Output Circuit Turn-off Time - $\mu \mathrm{s}$ (an)


Tr, Tivs. Viris, Vshutter CHARACTERISTIC (when Linear)


Im vs. Vm CHARACTERISTIC


Tonh1, Toffh vs. Viris, Vshutter Characteristic (when full ON)


Viris, Vshutter - Power Supply Voltage of IRIS Block - V

ILVdd vs. LVDD CHARACTERISTIC


LVDD - Power Supply Voltage of Control Block - V

## 8. STANDARD CONNECTION EXAMPLE



## 9. PACKAGE DRAWING

## 48-PIN PLASTIC WQFN (7x7)



## 10. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD168103 should be soldered and mounted under the following recommended conditions.
For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

## Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Type of Surface Mount Device

| Process | Conditions | Symbol |
| :---: | :---: | :---: |
| Infrared reflow | Package peak temperature: $260^{\circ} \mathrm{C}$, Time: 60 seconds MAX. (at $220^{\circ} \mathrm{C}$ or higher), Count: Three times or less, Exposure limit: 3 days ${ }^{\text {Note2 }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 hours) , Flux: Rosin flux with low chlorine ( $0.2 \mathrm{Wt} \%$ or below) recommended. <Precaution> <br> Products other than in heat-resistant trays (such as those packaged in a magazine, taping, or non-thermal-resistant tray) cannot be baked in their package. | IR60-103-3 |

Notes 1. Pb-free (This product does not contain Pb in external electrode and other parts.)
2. After opening the dry pack, store it a $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

## Caution Do not use different soldering methods together (except for partial heating).

## NOTES FOR CMOS DEVICES

## (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{VIL}^{(M A X)}$ and $\mathrm{V}_{\mathrm{IH}}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

## HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to Vod or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

## (3) PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

## (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

## POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

## (6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

## Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)
Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of February, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

